

Department of Electrical & Electronics Engineering
MOTHER THERESSA COLLEGE OF ENGINEERING & TECHNOLOGY

(Affiliated to JNTU Hyderabad Approved
by AICTE) PP colony, Peddapally-505 172.




CERTIFICATE


This is to certify that the project work entitled **HIGH SPEED SRM USING VECTOR
CONTROL FOR ELECTRIC VEHICLE**


submitted by


JANESH KUMAR	19861A0203
U.KOMALATHA	19861A0211
D.RAVENDHAR	19861A0209
K.SAI KUMAR	20865A0211
M.PRANEETH KUMAR	18861A0212

In the partial fulfillment of the requirement for the award Degree of Bachelor of Technology in Electrical & Electronics Engineering at MOTHER THERESSA COLLEGE OF ENGINEERING & TECHNOLOGY to Jawaharlal Nehru Technical University, Hyderabad during the academic year 2019-2023. The results embodied in this project work have not been submitted to any University or Institute for the award of any degree or diploma.



INTERNAL GUIDE
R.RAJITHA
ASSISTANT PROFESSOR


HEAD OF THE DEPT
K.SADANANDAM
(PhD), M.Tech MISTE, MIAENG


PRINCIPAL
PRINCIPAL
MOTHER THERESSA
College of Engineering & Technology
PEDDAPALLI-505 174.


EXTERNAL EXAMINER




PRINCIPAL
MOTHER THERESSA
College of Engineering & Technology
PEDDAPALLI-505 174.

Department Of Electrical & Electronics Engineering
MOTHER THERESSA COLLEGE OF ENGINEERING & TECHNOLOGY
(Affiliated to JNTU Hyderabad approved by AICTE)
PP colony, peddapally-505 172



CERTIFICATE

This is to certify that the project work entitled
FIVE LEVEL ONE CAPACITOR BOOST MULTI LEVEL INVERTER
submitted by


J.KEERTHANA	19861A0205
K.SRAVAN KUMAR	19861A0206
B.PAVAN KUMAR	20865A0204
CH. MANI DEEPAK	20865A0205
K.SAI KUMAR	20865A0212

In the partial fulfillment of the requirement for the Degree Of Bachelor Of Technology in Electrical & Electronics Engineering at MOTHER THERESSA COLLEGE OF ENGINEERING & TECHNOLOGY to Jawaharlal Nehru technological university, Hyderabad during the academic year 2019-2023. The results embodied in this project work have not been submitted to any university or Institute for the award of any degree or diploma.



INTERNAL GUIDE

A.PRATHIBHA

ASSISTANT PROFESSOR



PRINCIPAL

PRINCIPAL
MOTHER THERESSA
College of Engineering & Technology
PEDDAPALLI-505 174.



HEAD OF THE DEPARTMENT

K. SADANANDAM

(PhD), M. Tech, MISTE, MIAENG


EXTERNAL EXAMINER




PRINCIPAL
MOTHER THERESSA
College of Engineering & Technology
PEDDAPALLI-505 174

Department of Electrical & Electronics Engineering
MOTHER THERESSA COLLEGE OF ENGINEERING & TECHNOLOGY

(Affiliated to JNTU Hyderabad approved by AICTE)

PP colony, peddapally-505 172



CERTIFICATE

This to certify that the project work entitled

**"AN INTEGRATED SRM POWER TRAIN TOPOLOGY FOR PLUG-IN HYBRID
ELECTRIC VEHICLES WITH MULTIPLE DRIVING AND ONBOARD
CHARGING CAPABILITIES"**

submitted by

POLAVENI SINDHU YADAV	20865A0223
SILIVERI PAVAN KUMAR	20865A0229
KANDUNURI ADARSH	20865A0210
INDARAPU VIJAY	20865A0208
KOLLURI VINAY	17861A0214

In the partial fulfillment of the requirement for the award Degree of Bachelor of Technology in Electrical & Electronics Engineering at MOTHER THERESSA COLLEGE OF ENGINEERING & TECHNOLOGY to Jawaharlal Nehru technological university, Hyderabad during the academic year 2020-2023. The results embodied in this project work have not been submitted to any university or Institute for the award of any degree or diploma.

INTERNAL GUIDE

K. SADANANDAM

ASSISTANT PROFESSOR

(Ph D) M. Tech, MISTE, MIAENG

HEAD OF THE DEPARTMENT

K. SADANANDAM


(PhD) M. Tech, MISTE, MIAENG

EXTERNAL EXAMINER


PRINCIPAL

MOTHER THERESSA
College of Engineering & Technology
PEDDAPALLI-505 174.




PRINCIPAL
MOTHER THERESSA
College of Engineering & Technology
PEDDAPALLI-505 174

MOTHER THERESSA COLLEGE OF ENGINEERING & TECHNOLOGY

(Affiliated to JNTU Hyderabad approved by AICTE)

PP colony, peddapally-505 172



CERTIFICATE


This to certify that the project work entitled


LOW SWITCHING FREQUENCY BASED ASYMMETRICAL
MULTILEVEL INVERTER TOPOLOGY WITH REDUCED SWITCH
COUNT


submitted by

P.SWATHI	20865A0224
J.MADHAVI	20865A0209
E.RAMCHARAN	20865A0207
M.UDAY	20865A0217

In the partial fulfillment of the requirement for the award of technology in electrical & electronics engineering at MOTHER THERESSA COLLEGE OF ENGINEERING & TECHNOLOGY to Jawaharlal Nehru technological university, Hyderabad during the academic year 2020-2023. The results embodied in this project work have not been submitted to any university or Institute for the award of any degree or diploma.


INTERNAL GUIDE
R. RAJITHA
ASSISTANT PROFESSOR


HEAD OF THE DEPARTMENT
K. SADANANDAM
(PhD), M. Tech, MISTE, MIAENG


PRINCIPAL
MOTHER THERESSA
College of Engineering & Technology
PEDDAPALLI-505 174


EXTERNAL EXAMINER




PRINCIPAL
MOTHER THERESSA
College of Engineering & Technology
PEDDAPALLI-505 174